

# 1. Schematic Page Description :

Origins Schematic Ver :

01

## SoC I2C table

Function	Channel	Read	Write
NA	I2C0	0x?	
PMIC	I2C1	0x?	0x?
Audio codec	I2C4		
Track Pad	I2C5		
EC	I2C6		

## EC SMBus/I2C table

Function	Channel	Address
Battery/charger	SMB0	
NA	SMB1	
PCH	I2C1	
NA	I2C2	
Thermal	I2C3	

## Current sensor address

Function	Channel	Function	Channel
+VBATA	0x47	+VCC_OUT	0x40
+V5A	0x43	+VGG	0x44
+V3P3A	0x4B	+VNN	0x45
+V1P05A	0x46	+VDDQ_OUT	0x41
+V1P8A	0x49		

## USB3/2 port mapping


USB3 Port No#	Usage	USB2 Port No#	Usage
USB3P0	NA	USB2P0	NA
USB3P1	I/O	USB2P1	I/O(3.0)
USB3P2	I/O	USB2P2	I/O(3.0)
USB3P3	NA	USB2P3	CCD
		USB2P4	BT

## PCIe port mapping

PCIe port No#	Usage	PCIe CLK#	Usage
PCIe_0	NA	PCIe_CLK0	NA
PCIe_1	NA	PCIe_CLK1	NA
PCIe_2	WLAN	PCIe_CLK2	WLAN
PCIe_3	NA	PCIe_CLK3	NA


# NL6D Chromebook


## Intel Braswell Platform Block Diagram



[www.schematic-x.blogspot.com](http://www.schematic-x.blogspot.com)




		PROJECT : NL6D	
		Quanta Computer Inc.	
Size	Document Number		Rev
	SMBUS_I2C		1A
Date	Tuesday, April 13, 2016		Sheet 4 of 41



## BRASWELL SOC - MEMORY LPDDR3 CHANNEL A

SoC (CPU)




 PROJECT : NL6D  
Quanta Computer Inc.

Size	Document Number <b>BSW 1/10 (DDRA)</b>	Rev 1A
Date	Tuesday, April 12, 2016	Sheet 6 of 41

# 07

BSW\_MCP\_EDS



BRASWELL SOC - DISPLAY, XDP, EMMC, SD


SoC (CPU)

DISPLAY MAPPING

DDI0	NA
DDI1	eDP
DDI2	HDMI

SD MAPPING


SDMMC1	EMMC
SDMMC2	NC
SDMMC3	SD card






09

PCIe MAPPING	
PCIe0	NC
PCIe1	NC
PCIe2	WIFI (StP)
PCIe3	NC




## From debug header




CAD note: Place near to SPI flash

 PROJECT : NL6D  
Quanta Computer Inc.


Size	Document Number	Rev
	<b>BSW 4/10 (PCIE/SATA/SPI)</b>	<b>1A</b>
Date:	Tuesday, April 12, 2016	Sheet 9 of 41



**19.2MHz X'tal**





0312 added KBD\_ALERT pin to notify SoC to lock ME FW  
Keep reserving this feature in DVT build



Vender	RAM_ID3	RAM_ID[2..0]	Q PN	Mfr. PN	Freq.	Size	Total Size
Samsung	0 (1-CH)	000	AKD5QWST508	K4E8E304EB-EGCF	1866MHz	4Gb	2GB
Hynix	0 (1-CH)	001	AKD5RW0TW53	H9CCN8NN8GTMFLAR-NUD	1866MHz	4Gb	2GB
Micron	0 (1-CH)	010	AKD5QWSTL01	MT52L256M32D1PF-107	1866MHz	4Gb	2GB
Samsung	0 (1-CH)	011	AKD5QWST521	K4E8E324EB-EGCF	1866MHz	4Gb	2GB
Micron	0 (1-CH)	100	AKD5QWWT401	EDF8132A3MA-JD-F-R	1866MHz	4Gb	2GB
Samsung	1 (2-CH)	000	AKD5QWST508	K4E8E304EB-EGCF	1866MHz	4Gb	4GB
Hynix	1 (2-CH)	001	AKD5RW0TW53	H9CCN8NN8GTMFLAR-NUD	1866MHz	4Gb	4GB
Micron	1 (2-CH)	010	AKD5QWSTL01	MT52L256M32D1PF-107	1866MHz	4Gb	4GB
Samsung	1 (2-CH)	011	AKD5QWST521	K4E8E324EB-EGCF	1866MHz	4Gb	4GB
Micron	1 (2-CH)	100	AKD5QWWT401	EDF8132A3MA-JD-F-R	1866MHz	4Gb	4GB

# RAMID




For BOM, place BOT side

# BRASWELL - USB INTERFACE


# 11

SoC (CPU)




## BRASWELL - JTAG, LPC, THERMAL, PMU


SoC (CPU)




## RTC Circuitry(RTC)




Imax support up to 100uA  
Estimate 1.5mW Ploss at Imax




	PROJECT : NL6D		
	Quanta Computer Inc.		
Size	Document Number	Rev	
	BSW 8/10 (Power 1)	1A	
Date:	Tuesday, April 12, 2016	Sheet	13 of 41

14



## BRASWELL - GND

15




## XDP (DBG)

16




# APS




Size	Document Number <b>XDP</b>	Rev <b>1A</b>
Date:	Tuesday, April 12, 2016	Sheet 16 of 41



bit:0-31



bit:32-63




## DE-CAPS FOR MEMORY CHANNEL A


CAD note: Distributed around all LPDDR3 devices (CHA)

PLACE 1 CAPS NEAR EACH LPDDR3


CAD NOTE: Place these Caps near each LPDDR3 Memory Down




## VTT TERMINATIONS




## VOLTAGE MERGE



## VREF\_CA AND DQ CIRCUITS





bit:0-31



## VREF\_DQ CIRCUIT


PLACE 1 CAPS NEAR EACH LPDDR3



The schematic diagram illustrates the electrical connections for the touch panel interface. Key components include:

- Power Supply:** +V3P3A\_TS
- Capacitors:** C364 (0.1uF/16V\_4), C367 (0.1uF/16V\_4)
- Resistors:** R627 (0.6), R628 (10K\_4)
- Connectors:** TS\_CONN\_6P
- Signals:** TOUCHPANEL\_PWREN, TS\_INT#, I2C\_S\_SCL\_CONN, I2C\_D\_SDA\_CONN

Card Reader (CRD)




**This is full size SD card (push-push type)**

Card Reader (CRD)



**eMMC**



```


16G
Samsung-->KLMAG2WEMB-B031-AKE2RF-T505-- IC FLASH(153)KLMAG2WEMB-B031(FBGA)STNBSQ
Hynix--> H26M52103FMR (0x03)--AR0ZHQRI000--PROG IC FLASH(153P)H26M52103FMR STNBSQ

32G
Samsung-->KLM6G40ECB-B031--AKE3S2-T500--IC FLASH(153)KLM6G40ECB-B031(FBGA)STNBSQ
Hynix--> H26M64103EMR (0x03)--AR0ZHQRI001--PROG IC FLASH(153P)H26M64103EMR STNBSQ


```

# eDP PANEL CONTROL

LCD(LDS)




## eDP Power



Based on validation result to stuff CA?


# eDP CONNECTOR

LCD(LDS)




## CAMERA - POWER AND USB CMC


Front Camera(FCM)




ESD




Layout note: Place close to CN9

		PROJECT : NL6D		Rev 1A
		Quanta Computer Inc.		
Size	Document Number <b>eDP/CCD/DMIC</b>			
Date:	Tuesday, April 12, 2016	Sheet	20 of 41	


PIN7 OD	PIN39 OD	PIN49 OD
PIN14 OD	PIN41 OD	PIN50 OD
PIN19 OD	PIN43 OD	
PIN22 OD	PIN44 OD	
PIN28 OD	PIN45 OD	
PIN30 OD	PIN46 OD	
PIN37 OD	PIN47 OD	
PIN38 OD	PIN48 OD	




## HDMI LEVEL SHIFTER




Layout Notes:  
Place decoupling CAPs  
close to Connector



## HDMI CONNECTOR




## ESD 靠近HDMI CONNECTOR(CN2)




For ESD

Layout note: Place close to HDMI Conn

## LEVEL TRANSLATOR/ EMI




## EMI






SoC (CPU)

BSW Strapping Table (based on EDS V1.0), sampled on the rising edge of PMU\_RSMRST\_N

Pin Name	Strap description	Configuration
GPIO_SUS0	DDI0 Detect	0 = DDI0 not detected 1 = DDI0 detected
GPIO_SUS1	DDI1 Detect	0 = DDI1 not detected 1 = DDI1 detected
GPIO_SUS2	Top Swap (A16 Override)	0 = change boot loader address 1 = Normal operation
GPIO_SUS3	DSI Display Detect (Leave floating if GPIO functionality is not used, it is not POR)	0 = DSI not detected 1 = DSI detected
GPIO_SUS4	BIOS Boot Selection	0 = No SPI 1 = SPI
GPIO_SUS5	Security Flash Descriptors	0 = Not support 1 = Normal operation
GPIO_SUS6	Halt Boot strap	1 = Normal operation (MUST be high at RSMRST# de-assert to ensure proper platform operation and use of GPIO_DFX[8:0])
GPIO_SUS7	DFX SUS DEBUG strap	0 = SUSDUG 1 = No SUSDUG
GPIO_SUS8	PLLs, ICLK, USB2, DDI, SFR, supply select	0 = Supply is 1.25V 1 = Supply is 1.35V
GPIO_SUS9	ICLK, USB2, DDI, SFR Bypass	0 = No Bypass(Default) 1 = Bypass with 1.05V
GPIO_CAMERASB08	ICLK Xtal OSC Bypass	0 = No Bypass(Default) 1 = Bypass
GPIO_CAMERASB09	CCU SUS RO Bypass	0 = No Bypass(Default) 1 = Bypass
GPIO_CAMERASB11	RTC OSC Bypass	0 = No Bypass(Default) 1 = Bypass








LTE NGFF Power(LTE)


25

Removed (2015/03/27)


LTE NGFF (LTE)

			PROJECT : NL6D		
			Quanta Computer Inc.		
Size	Document Number				Rev
	LTE(NGFF)				1A
Date: Tuesday, April 12, 2016			Sheet	25	of 41


## Codec (ADO)




### Codec PWR 5V (ADO)



### Internal Speaker (ADO)



## Combo Jack (ADO)




To be validated if ESD protections are un-stuffed


## TPM/DAUGHTER BOARD CONNECTOR

## TPM(TPM)


BCRD says R38 is stuffed



**Holes(OTH) MOUNTING HOLES**




## EMI caps



## DB(UIF)

## DB CONNECTOR




## Battery LED




## RF caps


## USB3.0 (UB3) USB PWR (Charger)



## USB3.0 (UB3)




## USB PWR(Charger)






# HOLELESS RESET

## 1-CHIP (KBC)




## EMBEDDED CONTROLLER



Function Table

Inputs				Output
CP	D	C	Q	
	L	H	L	L
	H	H	H	H
	X	H	L	Qn
	X	X	L	L

H = HIGH Logic Level  
L = LOW Logic Level  
Qn = No change in data  
X = Immaterial




EC HIB WAKE SOURCES

Removed (2015/03/30)



## Thermal (THM)

## THERMAL SENSOR



## ACCELEROMETER

## G-Sensor (ACS)

Removed (2015/03/27)

## Touch screen(TSN)

Removed (2015/03/27)


## Touch screen(TSN)

Removed (2015/03/27)





## LED board(UIF)

Removed (2015/03/27)



## PWRON SEQUENCE



## PWRON SEQUENCE




## ROM WP




## USB OC

## USB3 OC(UB3)



## USB2 OC(UB2)




## LTE(LTE)

Removed (2015/03/27)

## WiFi(NGF)


## LEVEL TRANSLATOR 2

## WIFI SIGNALS




## eDP CONTROL PIN

## LCD(LDS)




0310 Added level shifter on SMBUS from SoC to XDP, it will be un-stuffed in MP




## TRACK PAD I2C\_5 SIGNALS

## Trackpad(TPD)




## Touch Screen(TSN)


## TOUCH SCREEN I2C\_0 SIGNALS



## Audio(ADO)




Removed (2015/04/09)



# DC JACK

36



System Adaptor



+VBATT  
 +V3P3A  
 PR150  
 \*10KF\_4  
 BATT\_EN#  
 BATT\_EN# [29]  
 EC2  
 1000P50V/X7R\_4  
 EL4  
 HCB2012KF-600T50  
 VBATT2  
 PF2  
 0501013.WR  
 EL5  
 HCB2012KF-600T50  
 VBATT  
 MBCLK  
 MBDATA  
 BC\_BATPRES  
 BATT\_EN#  
 P2  
 1 10  
 2 11  
 3  
 4  
 5  
 6  
 7 12  
 8 9  
 BATT\_CONN\_SP  
 +V3P3A  
 PR151  
 100KF\_4  
 PC201  
 0.1u16V\_4  
 PR148  
 200F\_4  
 PR147  
 200F\_4  
 P08  
 PD25.6B  
 P07  
 PD25.6B  
 [30] SMB\_BC\_DATA  
 [30] SMB\_BC\_CLK  
 SMB\_BC\_DATA  
 SMB\_BC\_CLK



